Hello world!

Welcome! In VHDL, report statements do not necessarily need to be preceded by an assert. The above statement is equivalent to the better known: But the first one is more… Read more »