report "Hello, world!" severity note;
In VHDL, report statements do not necessarily need to be preceded by an assert. The above statement is equivalent to the better known:
assert false report "Hello, world!" severity note;
But the first one is more readable, especially when inserted in IF statements, which can be useful when designing custom checkers for simulation.